JPH0325871B2 - - Google Patents
Info
- Publication number
- JPH0325871B2 JPH0325871B2 JP58004324A JP432483A JPH0325871B2 JP H0325871 B2 JPH0325871 B2 JP H0325871B2 JP 58004324 A JP58004324 A JP 58004324A JP 432483 A JP432483 A JP 432483A JP H0325871 B2 JPH0325871 B2 JP H0325871B2
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- clock
- input
- address
- address counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58004324A JPS59129987A (ja) | 1983-01-14 | 1983-01-14 | 半導体メモリ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58004324A JPS59129987A (ja) | 1983-01-14 | 1983-01-14 | 半導体メモリ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59129987A JPS59129987A (ja) | 1984-07-26 |
JPH0325871B2 true JPH0325871B2 (en]) | 1991-04-09 |
Family
ID=11581267
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58004324A Granted JPS59129987A (ja) | 1983-01-14 | 1983-01-14 | 半導体メモリ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59129987A (en]) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4653030B1 (en) * | 1984-08-31 | 1997-08-26 | Texas Instruments Inc | Self refresh circuitry for dynamic memory |
JPS61126687A (ja) * | 1984-11-22 | 1986-06-14 | Hitachi Ltd | ダイナミツク型ram |
JPS629591A (ja) * | 1985-07-08 | 1987-01-17 | Nec Corp | Mosダイナミツクram |
JPS6391897A (ja) * | 1986-10-06 | 1988-04-22 | Mitsubishi Electric Corp | 半導体記憶装置 |
JPH061634B2 (ja) * | 1987-07-07 | 1994-01-05 | 松下電子工業株式会社 | ダイナミック型記憶装置 |
JP4723679B2 (ja) * | 2009-01-14 | 2011-07-13 | エルピーダメモリ株式会社 | 半導体記憶装置、メモリシステム、及び半導体記憶装置のリフレッシュ制御方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55150192A (en) * | 1979-05-08 | 1980-11-21 | Nec Corp | Memory unit |
-
1983
- 1983-01-14 JP JP58004324A patent/JPS59129987A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59129987A (ja) | 1984-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7778099B2 (en) | Semiconductor memory, memory system, and memory access control method | |
US6473828B1 (en) | Virtual channel synchronous dynamic random access memory | |
US5471430A (en) | Test circuit for refresh counter of clock synchronous type semiconductor memory device | |
US4809233A (en) | Pseudo-static memory device having internal self-refresh circuit | |
US5430680A (en) | DRAM having self-timed burst refresh mode | |
JP3489906B2 (ja) | 半導体メモリ装置 | |
JP2007226934A (ja) | 向上されたリフレッシュメカニズムを有するダイナミック半導体メモリ | |
USRE37273E1 (en) | Synchronous semiconductor device with discontinued functions at power down | |
US6392958B1 (en) | Asynchronous SRAM compatible memory device using DRAM cell and method for driving the same | |
KR960008278B1 (ko) | 셀프-리프레쉬 모드에서 동작가능한 다이나믹형 반도체기억장치 및 그의 동작방법 | |
KR100412131B1 (ko) | 반도체 메모리 장치의 셀 데이타 보호회로 | |
US5295110A (en) | Semiconductor memory device incorporated with self-refresh circuit | |
KR100431303B1 (ko) | 페이지 기록 모드를 수행할 수 있는 슈도 스태틱램 | |
US20050105357A1 (en) | Method and circuit configuration for refreshing data in a semiconductor memory | |
US6456563B1 (en) | Semiconductor memory device that operates in sychronization with a clock signal | |
US6552959B2 (en) | Semiconductor memory device operable for both of CAS latencies of one and more than one | |
US4934826A (en) | Block partitioned dynamic semiconductor memory device | |
US5305271A (en) | Circuit for controlling an output of a semiconductor memory | |
US6026041A (en) | Semiconductor memory device | |
US5150329A (en) | Dynamic memory with a refresh control circuit | |
KR100405582B1 (ko) | 동기형 반도체 기억 장치 | |
JPH0325871B2 (en]) | ||
JP2004185686A (ja) | 半導体記憶装置 | |
US7263021B2 (en) | Refresh circuit for use in semiconductor memory device and operation method thereof | |
US7573772B2 (en) | Semiconductor memory device and self-refresh method therefor |